Part Number Hot Search : 
642ATT9 89S52 642ATT9 0509S E005236 GLC50A BC846 MAX4992
Product Description
Full Text Search
 

To Download KL5KUSB107 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 1 ver. 1.8 usb comb o - serial & parallel description the kawasaki usb to parallel / 2serial enables your system to have the capability to communicate between the usb (universal serial bus) port and parallel port and 2 serial port s . this device meets the usb 1.0/1.1 and ieee1284 enhanced parallel port and standard serial port specifications. all the advantages of usb are available to peripherals with parallel and serial port interface. with kawasaki?s usb to serial/parallel device and software , it is transparent to the peripheral and no firmware changes are required which makes it possible to convert peripherals with serial and parallel interfaces to usb interface with minimum modifications. this device is ideal for legacy solutions . features advanced 16 bit processor for usb transaction processing and control data processing compliant with the usb 1.0/1.1 (universal serial bus) plug and play compatible compliant with usb printer device class specification utilizes low cost external crystal circuitry ieee1284 compliant including epp and ecp pc parallel port register-based standard operation 5v tolerate centronics inputs pins. 2 serial ports 230kbps serial baud rate 128 byte fifo serial eeprom interface utilizes low cost external crystal circuitry 1.5k x 16 internal ram buffer for fast communications debug uart for debug and code development usb host device drivers available multiple logical channels support single-chip solution in a 100 pin lqfp block diagram serial interface pll & clock generator 16 bit address / data bus 16 bit processor serial interface engine ram (3kb) timer 0 usb interface mask rom eeprom serial interface timer 1 vp vm clk x2 scl sda watchdog timer ieee1284 host txd rxd dtr rts dcd dsr txd rxd cts ri serial interface channel 1 channel 2 debug uart ieee1284 buffers ieee1284 parallel port peripheral
kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 2 ver. 1.8 usb comb o - serial & parallel pin diagram 100lqfp 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 kl5kusb 107 100 lqfp vdd sda pu#1 pd7 pd6 pd5 pd4 pd3 pd2 pd1 pd0 plh gnd uart1_txd uart1_rxd uart1_rts uart1_dtr uart1_cts uart1_dsr uart1_dcd uart1_ri ntxd gnd vp vm vdd select scl gnd vco_in cp_out vdd pllen nrxd nack npwr _dwn uart2_txd uart2_rxd uart2_rts uart2_dtr uart2_cts uart2_dsr uart2_dcd uart2_ri nstrobe gnd clk x2 xa_15 vdd xa_7 xa_6 xa_5 xa_4 xa_3 xa_2 xa_1 gnd nntst nnreset nxromsel nxwr nxrd pe busy nfault ninit nslctin nautofeed nxramsel gnd nxbhe xa_0 xa_14 vdd vdd xd_15 xd_14 gnd xd_13 xd_12 xd_11 xd_10 xd_9 xd_8 xd_7 xd_6 xd_5 xd_4 xd_3 xd_2 xd_1 xd_0 gnd xa_13 xa_12 xa_11 xa_10 xa_9 xa_8
kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 3 ver. 1.8 usb comb o - serial & parallel pin description pin # lqfp i/o pin name description 1 vdd vdd 2 in/out sda* serial eeprom serial data. connect to eeprom/sda for <=16kb eeprom, and eeprom/scl for >16kb eeprom 3 in pu#1* pull up to usb +pin for high speed 4 in/out pd7 parallel port: data7 5 in/out pd6 parallel port: data6 6 in/out pd5 parallel port: data5 7 in/out pd4 parallel port: data4 8 in/out pd3 parallel port: data3 9 in/out pd2 parallel port: data2 10 in/out pd1 parallel port: data1 11 in/out pd0 parallel port: data0 12 in plh * parallel port: peripheral logic high 13 gnd gnd 14 out uart1_txd* uart1: transmit data 15 in uart1_rxd* uart1: receive data 16 out uart1_rts* uart1: request to send 17 out uart1_dtr* uart1: data terminal ready 18 in uart1_cts* uart1: clear to send 19 in uart1_dsr* uart1: data set ready 20 in uart1_dcd* uart1: data carrier detect 21 in uart1_ri* uart1: ring indicate 22 out ntxd debug uart txd 23 gnd usb gnd 24 in/out vp usb data + pin 25 in/out vm usb data - pin 26 vdd usb vdd 27 in select parallel port: printer is selected and online 28 out scl* serial eeprom clock. connect to eeprom/scl for <=16kb eeprom, and eeprom/sda for >16kb eeprom 29 gnd gnd 30 in vco_in pll vco in 31 out cp_out pll vco out 32 vdd vdd 33 in pllen* pll enable 34 in nrxd* debug uart rxd 35 in nack parallel port: acknowledge 36 out npwr_dwn power down 37 out uart2_txd* uart2: transmit data 38 in uart2_rxd* uart2: receive data 39 out uart2_rts* uart2: request to send 40 out uart2_dtr* uart2: data terminal ready 41 in uart2_cts* uart2: clear to send 42 in uart2_dsr* uart2: data set ready 43 in uart2_dcd* uart2: data carrier detect
kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 4 ver. 1.8 usb comb o - serial & parallel pin # lqfp i/o pin name description 44 in uart2_ri* uart2: ring indicate 45 in/out nstrobe parallel port: strobe 46 gnd gnd 47 in clk 12mhz clock/crystal input 48 out x2 12mhz crystal output 49 out xa_15 external memory address pin 50 vdd vdd 51 vdd vdd 52 out xa_14 external memory address pin 53 out xa_0 external memory address pin 54 out nxbhe external memory byte high enable (active low) 55 gnd gnd 56 out nxramsel external ram cs (active low) 57 out nautofeed parallel port: auto feed 58 out nslctin parallel port: select 59 out ninit parallel port: initialize 60 in nfault parallel port: error 61 in busy parallel port: busy 62 in pe parallel port: paper end or error 63 out nxrd external memory read (active low) 64 out nxwr external memory write (active low) 65 out nxromsel external rom cs (active low) 66 in nnreset reset pin 67 in nntst* test pin, disconnect for normal operation 68 gnd gnd 69 out xa_1 external memory address pin 70 out xa_2 external memory address pin 71 out xa_3 external memory address pin 72 out xa_4 external memory address pin 73 out xa_5 external memory address pin 74 out xa_6 external memory address pin 75 out xa_7 external memory address pin 76 out xa_8 external memory address pin 77 out xa_9 external memory address pin 78 out xa_10 external memory address pin 79 out xa_11 external memory address pin 80 out xa_12 external memory address pin 81 out xa_13 external memory address pin 82 gnd gnd 83 in/out xd_0* external memory data pin 84 in/out xd_1* external memory data pin 85 in/out xd_2* external memory data pin 86 in/out xd_3* external memory data pin 87 in/out xd_4* external memory data pin 88 in/out xd_5* external memory data pin 89 in/out xd_6* external memory data pin 90 in/out xd_7* external memory data pin 91 in/out xd_8* external memory data pin 92 in/out xd_9* external memory data pin
kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 5 ver. 1.8 usb comb o - serial & parallel pin # lqfp i/o pin name description 93 in/out xd_10* external memory data pin 94 in/out xd_11* external memory data pin 95 in/out xd_12* external memory data pin 96 in/out xd_13* external memory data pin 97 gnd gnd 98 in/out xd_14* external memory data pin 99 in/out xd_15* external memory data pin 100 vdd vdd *pins are 5v tolerant. function description 16 bit processor the integrated 16 bit processor serves as a micro controller for usb peripherals. the processor can execute approximately five million instructions per second. with this processing power it allows the design of intelligent peripherals that can process data prior to passing it on to the host pc, thus improving overall performance of the system. the masked rom in the this device or external memory contains a specialized instruction set that has been designed for highly efficient coding of processing algorithms and usb transaction processing. the 16-bit processor is designed for efficient data execution by having direct access to the ram buffer, external memory, i/o interfaces, and all the control and status registers the processor supports prioritized vectored hardware interrupts and has as many as 240 software interrupt vectors. the processor provides six addressing modes, supporting memory-to-memory, memory-to- register, register-to-register, immediate-to-register or immediate-to-memory operations. register, direct, immediate, indirect, and indirect indexed addressing modes are supported. in addition, there is an auto-increment mode in which a register, used as an address pointer is automatically incremented after each use, making repetitive operations more efficient both from a programming and a performance standpoint. the processor features a full set of program control, logical, and integer arithmetic instructions. all instructions are sixteen bits wide, although some instructions require operands, which may occupy another one or two words. several special ? short immediate? instructions are available, so that certain frequently used operations with small constant operand will fit into a 16-bit instruction. the processor ? divide/multiply function the processor?s divide/multiply function contains all the instructions of the base processor that additionally includes integer divide and multiply instructions. a signed multiply instructions takes two 16-bit operands and returns a 32-bit result. a signed divide instruction divides a 32-bit operand by a 16-bit operand.
kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 6 ver. 1.8 usb comb o - serial & parallel ram buffer the usb controller contains internal buffer memory. the memory is used to buffer data and usb packets and accessed by the 16 bit processor and the sie. usb transactions are automatically routed to the memory buffer. the 16-bit processor has the ability to set up pointers and block sizes in buffer memory for usb transactions. data is read from the interface and is processed and packetized by the 16-bit i/o processor. pll clock generator the pll circuitry is provided to generate the internal 48mhz clock. this circuitry is designed to allow use of a low cost 12 mhz external crystal which is connected to clk and x2. if an external 12 mhz clock is available in the application, it may be used in lieu of the crystal circuit and connected directly to the clk input pin. usb interface the usb controller meets the universal serial bus (usb) specification ver 1.0/1.1. the transceiver is capable of transmitting and receiving serial data at the usb?s full speed, 12 mbits/sec data rate. the driver portion of the transceiver is differential, while the receive section is comprised of a differential receiver and two single ended receivers. internally, the transceiver interfaces to the sie logic. externally, the transceiver connects to the physical layer of the usb. debug uart an independent uart serial port is provided for debug and code development. the port can be configured for a wide selection of baud rates, 7200 to 115.2k baud. the port provides transmit and receive data support only. serial eeprom support the usb controller serial interface is used to provide access to external eeprom?s. the interface can support a variety of serial eeprom formats.
kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 7 ver. 1.8 usb comb o - serial & parallel electrical characteristics absolute maximum ratings parameter symbol ratings unit supply voltage v dd -0.3 to 4.0 v v in (normal) -0.3 to v dd +0.3 v input voltage v in (5v tolerant) -0.3 to 6.0 v storage temperature tstg -55 to 125 c dc characteristics and conditions (v dd @ 3.3v .3v) value symbol parameter condition min typ max unit v dd supply voltage 3.0 3.3 3.6 v v ih input high voltage 2.0 - - v v il input low voltage - - 0.8 v v+ * input high voltage schmitt - 1.8 2.3 v v- * input low voltage schmitt 0.5 0.9 - v v h * hysteresis voltage schmitt 0.4 - - v i ih input high current v in = v dd -10 - 10 m a i il input low current v in = v ss -10 - 10 m a v oh output high voltage 2.4 - - v v ol output low voltage - - 0.4 v v oh =v ss -10 - 10 m a i oz 3-state leakage current v ol =v dd -10 - -10 m a *for reset pin ( nnreset, pin 66)
kl5kusb 107 kawasaki lsi 2570 north first street suite 301 san jose, ca 95131 tel: (408) 570-0555 fax: (408) 570-0567 www.klsi.com 8 ver. 1.8 usb comb o - serial & parallel october 31 copyright 2001 kawasaki lsi printed in u.s.a kawasaki lsi assumes no responsibility or liability for (1) any errors or inaccuracies contained in the information herein and (2) the use of the information or a portion thereof in any application, including any claim for (a) copyright or patent infringement or (b) direct, indirect, special or consequential damages. there are no warranties extended or granted by this document. the information herein is subject to change without notice form kawasaki lsi


▲Up To Search▲   

 
Price & Availability of KL5KUSB107

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X